ソリューション
ソリューションコードSI-04L能力表で確認

4層インピーダンス制御PCB

シングルエンド/差動インピーダンスを安定させる実用的な層構成。

4層インピーダンス制御PCB
JETFGO / SI-04LRIGID
01 / 技術回答

技術回答

シングルエンド/差動インピーダンスを安定させる実用的な層構成。 確認済み工程範囲: Impedance tolerance: ±8%; Line / spacing example: Minimum 3 / 2.5 mil; Materials: TG135–TG180 FR-4 options レビュー用資料: GerberまたはODB++、ドリルデータ、層構成、製造図、数量、希望納期。 掲載値はJETFGOの現行工程能力表に基づきます。最終可否は完全な設計資料で確認します。

掲載値はJETFGOの現行工程能力表に基づきます。最終可否は完全な設計資料で確認します。
02 / DATA

確認済み工程範囲

シングルエンド/差動インピーダンスを安定させる実用的な層構成。

01

Impedance Tolerance

±8%

能力表で確認
02

Minimum Line / Space

3 / 2.5 mil

能力表で確認
03

FR-4 Material Options

Tg135–Tg180 FR-4

能力表で確認
04

Impedance Types

Single-ended · differential

能力表で確認
05

Stack-up Review

Routing layer · reference plane · dielectric · copper geometry

能力表で確認
05 / INPUT

レビュー用資料

Controlled-Impedance Engineering Package

Gerber or ODB++, drill files, proposed stack-up, fabrication drawing, quantity, target delivery date and applicable controlled-impedance requirements.

Impedance Requirement Table

For each controlled signal class, provide the target impedance, tolerance, routing layer, reference plane and whether manufacturer trace-width adjustment is permitted.

Stack-up & Material Requirements

Provide the preferred layer structure, board thickness, copper weight, FR-4 Tg or material preference and any dielectric requirements related to impedance control.

見積もり依頼
06 / FAQ

技術FAQ

掲載値はJETFGOの現行工程能力表に基づきます。最終可否は完全な設計資料で確認します。

01Is ±8% impedance tolerance guaranteed for every 4-layer PCB?+

No. ±8% is a published capability reference for this solution. Final feasibility depends on the complete stack-up, materials, copper thickness, trace geometry, target impedance and other project requirements confirmed during engineering review.

02Which files help JETFGO review a 4-layer controlled impedance PCB fastest?+

Send Gerber or ODB++, drill files, proposed stack-up, fabrication drawing, quantity, target delivery date and an impedance requirement table showing target values, tolerances, routing layers and reference planes.

03Can JETFGO support prototypes and repeat production for controlled impedance PCBs?+

Yes. Once the stack-up, materials and impedance requirements are confirmed, the approved engineering record can support prototype validation and repeat production under the same manufacturing conditions.

04What information is required for controlled impedance PCB manufacturing?+

For each controlled signal class, provide the target impedance, tolerance, routing layer and reference plane. The proposed stack-up, board thickness, copper requirements and material preference should also be included when available.

05Can a 4-layer PCB support both single-ended and differential impedance?+

Yes, when the stack-up, reference planes, dielectric structure and trace geometry are designed appropriately. Final manufacturability is confirmed after reviewing the complete PCB data and impedance requirements.

06Why is the reference plane important for controlled impedance?+

A continuous reference plane provides a defined return path and forms part of the transmission-line geometry that determines impedance. Plane gaps or changes can create impedance discontinuities and affect signal integrity.

RFQ / DFM

要件を送り、実行可能な供給計画を受け取る。

Gerber または ODB++、積層、材料、数量、希望納期、検査要件をお送りください。技術確認後に見積します。

技術レビュー材料・層構成精密製造
お問い合わせ